Experience:
No experience
Employment Type:
Full time
Posted:
8/28/2017
Job Category:
Engineering
See more jobs for students and recent grads who studied:
engineering
confidential | Santa Clara, California
Tell Us More About Your Job Preferences
By telling us what you think of this job, we can help find jobs that match your interests. If you want to see more jobs like this, click on the smiley face. Or if this job isn't what you are looking for, click the frowny face. Learn More...

Follow This Company
Share

Job Description

Engineering Intel Corporation, Intel Americas, Inc., Intel Mobile Communications North America Inc., and Intel Federal, LLC have opening(s) in San Jose and Santa Clara, CA. Positions are in Santa Clara unless otherwise stated. Combination ed/exp accepted in some positions in lieu of degree. To apply, email resume to SantaClara_jobs@intel.com and reference the job # below. Apply to each job # of interest. Applications will be accepted through 10/25/17. EOE Firmware EngConduct or participate in multidisciplinary research and collaborate with design, layout and/or hardware engineers in the design, development, and utilization of productivity enhancement layout tools and design rule checkers, electronic data processing systems software. Requires BS+5 yrs exp OR MS+3 yrs exp (#2427 positions in both San Jose and Santa Clara). Graphics Hardware EngEnsure that computer platform and its components have optimal performance and power balance, specifically focusing on graphics hardware components. Requires MS (#2428); or MS+1 yr exp (#2429). Graphics Software EngResponsible for developing multiple aspects of graphics software, display driver development and simulation environment development. Requires BS+5 yrs exp OR MS+1 yr exp (#2430); BS+5 yrs exp OR MS+3 yrs exp (#2431); MS (#2432); MS+1 yr exp (#2433); or MS+3 yrs exp (#2434). Hardware EngConducts or participates in multidisciplinary research in the design, development, testing and utilization of information processing hardware and/or electrical components, mechanisms, materials, and/or circuitry, processes, packaging, and cabinetry for central processing units (CPUs) and/or peripheral equipment. Requires BS+5 yrs exp OR MS+3 yrs exp (#2435 positions in both San Jose and Santa Clara); MS (#2436 positions in both San Jose and Santa Clara); MS+1 yr exp (#2437); or MS+3 yrs exp (#2438 positions in both San Jose and Santa Clara). Industrial EngPlan plant and production facilities and equipment layouts. Requires BS+5 yrs exp OR MS+3 yrs exp (#2439). Logistics AnalystResponsible for the storage or movement of inbound, interplant, and outbound material, equipment, and finished goods. Requires BS+5 yrs exp OR MS+1 yr exp (#2440); or MS (#2441 positions in both San Jose and Santa Clara). Marketing EngProvides marketing support for one or many product(s) and/or product families. Requires BS+5 yrs exp OR MS+3 yrs exp (#2442). Mechanical EngResearch, design, and develop mechanical and electro-mechanical devices or systems. Requires PhD (#2443). Packaging Eng (Electrical)Emphasis in the electrical design and development of semiconductor technology, including signal processing, power, and control systems. Design and develop product packaging and provide ongoing engineering support for integrated circuit or semiconductor assemblies. Requires BS+5 yrs exp OR MS+3 yrs exp (#2444). Packaging Eng (Mechanical)Emphasis in working with the design standards, documentation, specifications, and life cycle of electromechanical designs in semiconductor fabrication. Design and develop product packaging and provide ongoing engineering support for integrated circuit or semiconductor assemblies. Requires BS+5 yrs exp OR MS+3 yrs exp (#2445); MS (#2446); MS+1 yr exp (#2447); or MS+3 yrs exp (#2448). Physical Design EngCreate bottom-up elements of chip design, including FET, cell, and block-level custom layouts, FUB-level floor plans, abstract view generation, RC extraction, and schematic-to-layout verification and debug. Requires BS+5 yrs exp OR MS+1 yr exp (#2449); MS (#2450 positions in both San Jose and Santa Clara); or MS+1 yr exp (#2451). Process EngDesign and plan the layout for such processes as hardening, washing, laminating, etching, engraving, polishing, painting, plating, and other material processing operations. Conducts tests and measurements throughout stages of production to determine control over such variables as temperature, density, specific gravity, pressure, and viscosity. Requires MS (#2452); or PhD (#2454). Product EngDesign, develop and validate the testability of circuits, and ensure the manufacturability of integrated circuits from the component feasibility stage through production ramp. Requires BS+5 yrs exp OR MS+3 yrs exp (#2455 positions in both San Jose and Santa Clara); MS (#2456 positions in both San Jose and Santa Clara); or MS+1 yr exp (#2457). Product Mkt EngProvide technical support for product(s) and/or product family. Conduct competitive product/pricing analysis and market research; evaluate sales performance and formulate and review strategic long range plans, goals, and objectives for specific product areas. Requires BS+5 yrs exp OR MS+3 yrs exp (#2458). Quality Reliability EngDevelops, applies, and maintains quality and reliability standards for processing materials into partially finished or finished product. Requires MS (#2459 positions in both San Jose and Santa Clara); or PhD (#2460). Research ScientistDesign, develop, plan, execute and implement scientific and laboratory research projects to fuel growth in the areas of computing, communication, and technology. Requires PhD (#2461).
recblid 6npsyv7fgrveuj5l7j51d0szktsn4b

About confidential

Our client is a progressive-minded, rapidly growing consultancy in Phoenix with clients across the country. They provide outsourced and advisory services to some of the top nation-wide financial institutions. Our client is passionate about providing world-class opportunity for growth to their top performers, and is scaling their business with this strategy at the forefront.