Experience:
No experience
Employment Type:
Full time
Posted:
1/14/2017
Job Category:
Engineering
DV Engineer
(This job is no longer available)
Avago Tech | Irvine, CA
loading
loading
School
Major
Grad Date
 
 

Not sure what types of jobs you are interested in?


Explore Jobs
Based on Your Education

Follow This Company
Share

Job Description

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, citizenship, disability or protected veteran status.

Job Description:

We are looking for a bright, motivated, innovative, and hardworking junior-level verification engineer or Masters/PhD new college graduate (with some DV exposure) to join our top notch engineering team at Broadcom. Here you will utilize the technical skills you already learned at school or your previous job and develop new skills in the verification of communication ASICs with leading edge technologies and tools. You will work closely with designers, architects, firmware, physical and layout teams on full product development cycle from definition to production. You will be challenged and gain valuable experience towards developing a successful career in ASIC in optical Ethernet PHY domain.

Note: We can not accept OPT holders, you have to either have H1-B, green card or US citizenship. Otherwise please do NOT apply.

Job responsibilities include:

* Develop thorough understanding of IEEE Ethernet protocols.
* Understand chip architecture, micro-architecture and design specification.
* Develop advanced verification environment and testbench components in SystemVerilog VMM/UVM.
* Verify some building blocks in a chip.
* Infrastructure work including developing scripts and tools for efficiency and quality improvements.

Job Requirements

* MSEE/PhD new college graduate, or BSEE/CS plus 3 years' ASIC Design/Verification experience, or equivalent experience.
* Logic design, Electronic circuit design and related course work to provide a broad background in the area of ASIC design and verification.
* Proficiency with HDL language such as Verilog, SystemVerilog or VHDL is a must.
* Proficiency with C/C++ programming language and hands-on exposure to Object Oriented Programming is a big plus.
* Proficiency with scripting in various languages such as PERL, TCL is a big plus.
* Self-motivated, good communicator, quick learner and good team player.
* Display positive attitude and demonstrate flexibility in day-to-day work.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.