Experience:
Not specified
Concerned about your lack of experience? Learn More...
Employment Type:
Full time
Posted:
10/28/2018
Job Category:
Engineering
See more jobs for students and recent grads who studied:
Engineer
Apple | Cupertino, California
Tell Us More About Your Job Preferences
By telling us what you think of this job, we can help find jobs that match your interests. If you want to see more jobs like this, click on the smiley face. Or if this job isn't what you are looking for, click the frowny face. Learn More...

Follow This Company
Share

Job Description

TECHNOLOGY Apple Inc. has multiple positions available in Cupertino, CA: Supply Chain Planner (REQ#AQFVER) Plan wrldwide Applecare invntry for iPhone/Watch prts & excute weekly new buy & repair decisions. ASIC Design Engineer (REQ#AA2M8Y) Drive the physical implementation of design partitions from netlist to tape-out for complx SOC meeting schdule & dsgn goals. ASIC Design Engineer (REQ#AF3QNQ) Rsrch, dsgn, dev, implmnt & dbug embdded frmwre for wrelss systms on chp silicn. Travel req. 20%. Software Quality Assurance Engineer (REQ#AQGUAG) Prform fnctionl, regressn, ad-hoc & compatiblty tstng of the iTunes Store on Mac OS, iOS, Apple TV & Windows. Reliability Engineer (REQ#AQL3VV) Enge w/cross-discplnry staf & outsde prtnrs to drve key aspcts of prdct def, executn & tst. Travel req'd 15%. Software Engineer Applications (REQ#ASQVFD) Desgn & develp complx, highly available & scalable SW systms. Software Engineer Applications (REQ#ABCSLD) Dsgn & dvlp ETL data pipeline solutions for the various Big Data pltfrms. Network Engineer (REQ#A95W3K) Rspnsbl for troubleshting ntwrk issues & upgrading ntwrk devices. Refer to Req# & mail resume to Apple Inc., ATTN: D.W., 1 Infinite Loop 104-1GM, Cupertino, CA 95014. Apple is an EOE/AA m/f/disability/vets. Apple Inc. has multiple positions available in Cupertino, CA: ASIC Design Engineer (REQ#AHEVJ8) Implmnt the physical design of partitions. Dev & test placement, rte flows & scripts. ASIC Design Engineer (REQ#A5XMUU) Rspnsible for automation of BIST insertion & verification flows for all SOCs. ASIC Design Engineer (REQ#A5FV45) Crt S/W to vrfy arch and fnctnlty of pre-silicon H/W dsgns. ASIC Design Engineer (REQ#ADSP8X) Cllbrt w archtctre team to def, anlyz, & doc micro-archtctre spcfctions of CPU hw desgn blcks. Refer to Req# & mail resume & transcript(s) to Apple Inc., ATTN: D.W., 1 Infinite Loop 104-1GM, Cupertino, CA 95014. Apple is an EOE/AA m/f/disability/vets.
recblid px90or6e7k4ui6aqggeynm8uk4rozh

This company profile was created by AfterCollege and is about Apple. This page is not endorsed by or affiliated with Apple. For questions regarding company profiles, please email: care@aftercollege.com.